- 专利标题: Data processing system with bus access retraction
-
申请号: US10955558申请日: 2004-09-30
-
公开(公告)号: US20060069839A1公开(公告)日: 2006-03-30
- 发明人: William Moyer , Brett Murdock
- 申请人: William Moyer , Brett Murdock
- 主分类号: G06F13/36
- IPC分类号: G06F13/36
摘要:
A bus master may selectively retract a currently pending access based on one or more characteristics of the currently pending access. In this manner, bus master may better control its access requests. The one or more characteristics may include, for example, type of access (e.g. read/write, instruction/data, burst/non-burst, etc.), sequence or order of accesses, address being accessed (e.g. which address range is being accessed or which device is being accessed), the bus master requesting retraction (in an, e.g., multimaster system), or any combination thereof. A bus arbiter may also selectively retract currently pending access requests in favor of a subsequent access request based on one or more characteristics of the currently pending access request or the subsequent access request. These characteristics may include any of those listed above, priorities of the requesting masters (e.g. a priority delta between requesting masters), other attributes of the requesting masters, or any combination thereof.
公开/授权文献
- US07340542B2 Data processing system with bus access retraction 公开/授权日:2008-03-04
信息查询