发明申请
- 专利标题: Multi-thread parallel segment scan simulation of chip element performance
- 专利标题(中): 多线程并行段扫描模拟芯片元件性能
-
申请号: US11040140申请日: 2005-01-21
-
公开(公告)号: US20060168497A1公开(公告)日: 2006-07-27
- 发明人: Wei-Yi Xiao , Dean Blair , Thomas Ruane , William Lewis
- 申请人: Wei-Yi Xiao , Dean Blair , Thomas Ruane , William Lewis
- 申请人地址: US NY Armonk
- 专利权人: International Business Machines Corporation
- 当前专利权人: International Business Machines Corporation
- 当前专利权人地址: US NY Armonk
- 主分类号: H03M13/00
- IPC分类号: H03M13/00
摘要:
A microprocessor simulation method, system, and program product built upon the underlying hardware design of the microprocessor. The method, system, and program product stops normal functions of a simulation testcase, starts the scan clocks, records a first “snap shot” of the scan ring data at this initial time. The hardware logic then rotates (shifts) the scan ring using the current scan data, and when the scan clock stops (where the stop of the scan clock is controlled based on the number of latches on the scan ring), another “snap shot” of scan ring data is taken. The “snap shots” are compared and if both of the “snap shots” are identical the functional scan is successful. But if the functional scan verification fails to rotate the scan chain correctly, that is, if some of the latches do not match in the two “snap shots,” it becomes necessary to locate the broken spot within the large number of scan latches.