Invention Application
- Patent Title: Method For Filling Of Nanoscale Holes And Trenches And For Planarizing Of A Wafer Surface
- Patent Title (中): 填充纳米孔和沟槽以及平面化晶圆表面的方法
-
Application No.: US11533323Application Date: 2006-09-19
-
Publication No.: US20070082457A1Publication Date: 2007-04-12
- Inventor: Stephen Chou , Bo Cui , Christopher Keimel
- Applicant: Stephen Chou , Bo Cui , Christopher Keimel
- Main IPC: H01L21/76
- IPC: H01L21/76

Abstract:
A processing method for use in the fabrication of fabrication of nanoscale electronic, optical, magnetic, biological, and fluidic devices and structures, for filling nanoscale holes and trenches, for planarizing a wafer surface, or for achieving both filling and planarizing of a wafer surface simultaneously. The method has the initial step of depositing a layer of a meltable material on a wafer surface. The material is then pressed using a transparent mold while shining a light pulse through the transparent mold to melt the deposited layer of meltable material. A flow of the molten layer material fills the holes and trenches, and conforms to surface features on the transparent mold. The transparent mold is subsequently removed.
Public/Granted literature
- US07510946B2 Method for filling of nanoscale holes and trenches and for planarizing of a wafer surface Public/Granted day:2009-03-31
Information query
IPC分类: