发明申请
- 专利标题: Semiconductor device isolation structures and methods of fabricating such structures
- 专利标题(中): 半导体器件隔离结构及其制造方法
-
申请号: US11654588申请日: 2007-01-18
-
公开(公告)号: US20080014711A1公开(公告)日: 2008-01-17
- 发明人: Jong-Wan Choi , Ju-Seon Goo , Hong-Gun Kim , Yong-Soon Choi , Sung-Tae Kim , Eun-Kyung Baek
- 申请人: Jong-Wan Choi , Ju-Seon Goo , Hong-Gun Kim , Yong-Soon Choi , Sung-Tae Kim , Eun-Kyung Baek
- 专利权人: Samsung Electronics Co., Ltd.
- 当前专利权人: Samsung Electronics Co., Ltd.
- 优先权: KR2006-65531 20060712
- 主分类号: H01L21/76
- IPC分类号: H01L21/76
摘要:
Disclosed are methods for fabricating semiconductor devices incorporating a composite trench isolation structure comprising a first oxide pattern, a SOG pattern and a second oxide pattern wherein the oxide patterns enclose the SOG pattern. The methods include the deposition of a first oxide layer and a SOG layer to fill recessed trench regions formed in the substrate. The first oxide layer and the SOG layer are then subjected to a planarization sequence including a CMP process followed by an etchback process to form a composite structure having a substantially flat upper surface that exposes both the oxide and the SOG material. The second oxide layer is then applied and subjected to a similar CMP/etchback sequence to obtain a composite structure having an upper surface that is recessed relative to a plane defined by the surfaces of adjacent active regions.
公开/授权文献
信息查询
IPC分类: