Invention Application
US20080036050A1 Package with solder-filled via holes in molding layers 失效
封装在成型层中的焊料填充通孔

Package with solder-filled via holes in molding layers
Abstract:
The present invention discloses an electronic package to contain and protect an integrated circuit (IC) chip. The electronic package further includes a leadframe, a flexible circuit or PCB type of substrate. The leadframe, flexible circuit or PCB type substrate further includes solder contacts, which are aligned with via holes in the molding layers on the top and bottom sides of the package. These via holes are for placing solder paste or solder balls from above and below for electrical access to the IC chip. These solder balls provide access for electrical testing after the package is mounted on a motherboard. They also provide the connection points for stacking multiple packages vertically.
Public/Granted literature
Information query
Patent Agency Ranking
0/0