Circuit implementation of a dynamic power supply for SRAM core array
摘要:
A SRAM device includes at least one memory cell having a source line for receiving an internal supply power, and a voltage management circuit coupled to the source line for generating the internal supply power that varies in at least two different voltage levels, depending on various operation modes of the memory cell.
信息查询
0/0