- 专利标题: Electron Blocking Layers for Electronic Devices
-
申请号: US11688087申请日: 2007-03-19
-
公开(公告)号: US20080150004A1公开(公告)日: 2008-06-26
- 发明人: Jian Chen , Xiangfeng Duan , Karen Cruden , Chao Liu , Madhuri L. Nallabolu , Srikanth Ranganathan , Francisco Leon , J. Wallace Parce
- 申请人: Jian Chen , Xiangfeng Duan , Karen Cruden , Chao Liu , Madhuri L. Nallabolu , Srikanth Ranganathan , Francisco Leon , J. Wallace Parce
- 申请人地址: US CA Palo Alto
- 专利权人: NANOSYS, INC.
- 当前专利权人: NANOSYS, INC.
- 当前专利权人地址: US CA Palo Alto
- 主分类号: H01L29/792
- IPC分类号: H01L29/792 ; H01L21/336
摘要:
Methods and apparatuses for electronic devices such as non-volatile memory devices are described. The memory devices include a multi-layer control dielectric, such as a double or triple layer. The multi-layer control dielectric includes a combination of high-k dielectric materials such as aluminum oxide (Al2O3), hafnium oxide (HfO2), and/or hybrid films of hafnium aluminum oxide. The multi-layer control dielectric provides enhanced characteristics, including increased charge retention, enhanced memory program/erase window, improved reliability and stability, with feasibility for single or multistate (e.g., two, three or four bit) operation.
信息查询
IPC分类: