发明申请
- 专利标题: Method for fabricating dual-gate semiconductor device
- 专利标题(中): 双栅半导体器件制造方法
-
申请号: US11707490申请日: 2007-02-16
-
公开(公告)号: US20080197420A1公开(公告)日: 2008-08-21
- 发明人: Chen-Nan Yeh , Mong Song Liang , Ryan Chia-Jen Chen , Yuan-Hung Chiu
- 申请人: Chen-Nan Yeh , Mong Song Liang , Ryan Chia-Jen Chen , Yuan-Hung Chiu
- 主分类号: H01L27/092
- IPC分类号: H01L27/092 ; H01L21/336
摘要:
A method for fabricating a dual-gate semiconductor device. A preferred embodiment comprises forming a gate stack having a first portion and a second portion, the first portion and the second portion including a different composition of layers, forming photoresist structures on the gate stack to protect the material to be used for the gate structures, etching away a portion of the unprotected material, forming recesses adjacent to at least one of the gate structures in the substrate upon which the gate structures are disposed, and forming a source region and the drained region in the respective recesses. The remaining portions of the gate stack layers that are not a part of a gate structure are then removed. In a particularly preferred embodiment, an oxide is formed on the vertical sides of the gate structures prior to etching to create the source and drain regions.
公开/授权文献
- US07510940B2 Method for fabricating dual-gate semiconductor device 公开/授权日:2009-03-31
信息查询
IPC分类: