发明申请
- 专利标题: Forming Method and Forming System for Insulation Film
- 专利标题(中): 绝缘膜成型方法和成型系统
-
申请号: US11967517申请日: 2007-12-31
-
公开(公告)号: US20080214017A1公开(公告)日: 2008-09-04
- 发明人: Shigemi Murakawa , Toshikazu Kumai , Toshio Nakanishi
- 申请人: Shigemi Murakawa , Toshikazu Kumai , Toshio Nakanishi
- 申请人地址: JP Minato-ku
- 专利权人: Tokyo Electron Limited
- 当前专利权人: Tokyo Electron Limited
- 当前专利权人地址: JP Minato-ku
- 优先权: JP2001-260179 20010829
- 主分类号: H01L21/31
- IPC分类号: H01L21/31
摘要:
A gate insulation film (104) of a MISFET (100) is constituted of a silicon oxide film (106), silicon nitride film (107), and high-permittivity film (108). The silicon oxide film (106) and silicon nitride film (107) are formed by microwave plasma processing with a radial line slot antenna.
信息查询
IPC分类: