发明申请
US20080258765A1 Low-power transceiver architectures for programmable logic integrated circuit devices
有权
用于可编程逻辑集成电路器件的低功耗收发器架构
- 专利标题: Low-power transceiver architectures for programmable logic integrated circuit devices
- 专利标题(中): 用于可编程逻辑集成电路器件的低功耗收发器架构
-
申请号: US12214466申请日: 2008-06-18
-
公开(公告)号: US20080258765A1公开(公告)日: 2008-10-23
- 发明人: Sergey Shumarayev , Wilson Wong , Tim Tri Hoang , Thungoc M. Tran , Richard G. Cliff
- 申请人: Sergey Shumarayev , Wilson Wong , Tim Tri Hoang , Thungoc M. Tran , Richard G. Cliff
- 主分类号: H03K19/177
- IPC分类号: H03K19/177 ; H01L25/00
摘要:
High-speed serial interface or transceiver circuitry on a programmable logic device integrated circuit (“PLD”) includes features that permit the PLD to satisfy a wide range of possible user needs or applications. This range includes both high-performance applications and applications in which reduced power consumption by the PLD is important. In the latter case, any one or more of various features can be used to help reduce power consumption.
公开/授权文献
信息查询
IPC分类: