发明申请
- 专利标题: Nonvolatile semiconductor memory device
- 专利标题(中): 非易失性半导体存储器件
-
申请号: US12216489申请日: 2008-07-07
-
公开(公告)号: US20080273396A1公开(公告)日: 2008-11-06
- 发明人: Yoshihiko Kusakabe , Kenichi Oto , Satoshi Kawasaki
- 申请人: Yoshihiko Kusakabe , Kenichi Oto , Satoshi Kawasaki
- 申请人地址: JP Tokyo
- 专利权人: RENESAS TECHNOLOGY CORP.
- 当前专利权人: RENESAS TECHNOLOGY CORP.
- 当前专利权人地址: JP Tokyo
- 优先权: JP2006-027010(P) 20060203
- 主分类号: G11C16/04
- IPC分类号: G11C16/04
摘要:
A sub-decoder element provided corresponding to each word line is constructed by the same conductive type MOS transistors. The sub-decoder elements are arranged in a plurality of columns such that the layout of active regions for forming the sub-decoder elements is inverted in a Y direction and displaced by one sub-decoder element in an X direction. The arrangement of the sub-decoder elements is adjusted such that high voltage is not applied to both of gate electrodes adjacent in the Y direction. A well voltage of a well region for forming the sub-decoder element group is set to a voltage level such that a source to substrate of the transistor of the sub-decoder element is set into a deep reversed-bias state. In a nonvolatile semiconductor memory device, the leakage by a parasitic MOS in a sub-decoder circuit or word line driving circuit to which a positive or negative high voltage is supplied, can be suppressed.
公开/授权文献
- US07596033B2 Nonvolatile semiconductor memory device 公开/授权日:2009-09-29
信息查询