发明申请
- 专利标题: MULTILAYER WIRING STRUCTURE AND METHOD OF MANUFACTURING THE SAME
- 专利标题(中): 多层布线结构及其制造方法
-
申请号: US11908731申请日: 2006-03-02
-
公开(公告)号: US20090025215A1公开(公告)日: 2009-01-29
- 发明人: Akishige Murakami , Ikue Kawashima , Yoshikazu Akiyama
- 申请人: Akishige Murakami , Ikue Kawashima , Yoshikazu Akiyama
- 优先权: JP2005-070227 20050314; JP2005-143590 20050517; JP2005-306592 20051021
- 国际申请: PCT/JP2006/304528 WO 20060302
- 主分类号: H05K3/10
- IPC分类号: H05K3/10 ; H05K3/28
摘要:
A method of manufacturing a multilayer wiring structure is disclosed. The method comprises a step of forming a via post on a first metal wiring element, a step of printing an interlayer insulation film on the first metal wiring element, with use of a screen mask having a non-ejection area slightly larger than a head of the via post, such that the interlayer insulation film has an upper surface at the level lower than the head of the via post, while generally aligning the non-ejection area with the head of the via post, a step of curing the interlayer insulation film, and a step of forming a second metal wiring element in contact with the via post on the interlayer insulation film such that the first metal wiring element and the second metal wiring element are connected through the via post.
公开/授权文献
信息查询