Invention Application
US20090300560A1 METHOD AND SYSTEM FOR FORMAL VERIFICATION OF AN ELECTRONIC CIRCUIT DESIGN
有权
用于电子电路设计的正式验证的方法和系统
- Patent Title: METHOD AND SYSTEM FOR FORMAL VERIFICATION OF AN ELECTRONIC CIRCUIT DESIGN
- Patent Title (中): 用于电子电路设计的正式验证的方法和系统
-
Application No.: US12129127Application Date: 2008-05-29
-
Publication No.: US20090300560A1Publication Date: 2009-12-03
- Inventor: Kai Weber , Matthias Pflanz , Christian Jacobi , Udo Krautz
- Applicant: Kai Weber , Matthias Pflanz , Christian Jacobi , Udo Krautz
- Assignee: International Business Machines Corporation
- Current Assignee: International Business Machines Corporation
- Main IPC: G06F17/50
- IPC: G06F17/50

Abstract:
A new and convenient methodology for proving the correctness of multiplier and multiply-accumulate circuit designs in a full custom design flow. Such an approach utilizes a basic description of the implemented algorithm, which is created in early phases of the design flow and requires only little extra work for the designer who spends most of the time in full-custom optimizations. Such an approach also defines arithmetic circuit at the arithmetic bit level and allows for the generation of a gate level netlist. Given a structural similarity between the specification and design under verification, a large amount of structural similarity between the generated netlists is obtained so that a standard equivalence checker can be utilized to verify the design against the specification.
Public/Granted literature
- US07890903B2 Method and system for formal verification of an electronic circuit design Public/Granted day:2011-02-15
Information query