发明申请
- 专利标题: Implementing Vector Memory Operations
- 专利标题(中): 实现向量内存操作
-
申请号: US12582829申请日: 2009-10-21
-
公开(公告)号: US20100042779A1公开(公告)日: 2010-02-18
- 发明人: Roger Espasa , Joel Emer , Geoff Lowney , Roger Gramunt , Santiago Galan , Toni Juan , Jesus Corbal , Federico Ardanaz , Isaac Hernandez
- 申请人: Roger Espasa , Joel Emer , Geoff Lowney , Roger Gramunt , Santiago Galan , Toni Juan , Jesus Corbal , Federico Ardanaz , Isaac Hernandez
- 主分类号: G06F12/02
- IPC分类号: G06F12/02 ; G06F12/00
摘要:
In one embodiment, the present invention includes an apparatus having a register file to store vector data, an address generator coupled to the register file to generate addresses for a vector memory operation, and a controller to generate an output slice from one or more slices each including multiple addresses, where the output slice includes addresses each corresponding to a separately addressable portion of a memory. Other embodiments are described and claimed.
公开/授权文献
- US08316216B2 Implementing vector memory operations 公开/授权日:2012-11-20