A technique for oscillator stability and accuracy verification involves analysis of parameters from a plurality of phase locked loops (PLLs). During testing, each PLL receives a stable reference clock to identify variations in its clock oscillator. Mathematical calculations on the data extracted from each PLL permit identification of clock oscillators having undesirable timing characteristics. Remedial measures may then be implemented to correct problems with any faulty oscillators.