利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

48 条记录 (耗时 0.021 秒)

    Network sync planning and failure simulations
    1.
    发明授权
    Network sync planning and failure simulations 有权
    网络同步规划和故障模拟

    公开(公告)号：US08339995B2

    公开(公告)日：2012-12-25

    申请号：US12635312

    申请日：2009-12-10

    申请人： Kin Yee Wong ,  Peter Roberts

    发明人： Kin Yee Wong ,  Peter Roberts

    IPC分类号： H04L12/28

    CPC分类号： H04J3/0679 ,  H04J2203/006 ,  H04J2203/0062 ,  H04L41/12 ,  H04L41/145

    摘要： The invention is directed to a method and system for providing synchronization clock performance simulation in a timing-over-packet network having a network management system. The system retrieves information from nodes in a network and determines a timing-over-packet topology in a simulated model of the network, and determines clock stability statistics. The system further accepts simulation inputs such as addition or deletion of nodes in the simulated network, or introduction of failures into in the simulated network. The system provides predicted clock stability performance of an existing network under various simulated conditions without requiring modifications or introduction of failures to the existing network which would be useful for network optimization and network planning.

    摘要翻译： 本发明涉及一种用于在具有网络管理系统的分组分组网络中提供同步时钟性能仿真的方法和系统。 系统从网络中的节点检索信息，并确定网络仿真模型中的分组间时间拓扑，并确定时钟稳定性统计。 该系统进一步接受仿真输入，例如模拟网络中节点的添加或删除，或将故障引入到模拟网络中。 该系统在各种模拟条件下提供现有网络的预测时钟稳定性能，而不需要修改或引入对现有网络的故障，这对于网络优化和网络规划将是有用的。

    Timing over packet performance
    2.
    发明授权
    Timing over packet performance 有权
    对数据包性能进行定时

    公开(公告)号：US08018972B2

    公开(公告)日：2011-09-13

    申请号：US12495391

    申请日：2009-06-30

    申请人： Peter Roberts ,  Kin-Yee Wong

    发明人： Peter Roberts ,  Kin-Yee Wong

    IPC分类号： H04J3/06

    CPC分类号： H04J3/0667 ,  H04L41/12 ,  H04L43/0852

    摘要： The invention is directed to a method and apparatus for providing improved packet over timing clock synchronization in a packet switching network using Operations, Administration, and Maintenance (OAM) tools to compensate for asymmetrical characteristics between forward and reverse data paths.

    摘要翻译： 本发明涉及一种用于使用操作，管理和维护（OAM）工具在分组交换网络中提供改进的分组超时时钟同步的方法和装置，以补偿正向和反向数据路径之间的非对称特性。

    NETWORK IMPAIRMENT METRICS FOR TIMING OVER PACKET
    3.
    发明申请
    NETWORK IMPAIRMENT METRICS FOR TIMING OVER PACKET 有权
    用于分组时间的网络抑制度量

    公开(公告)号：US20110142079A1

    公开(公告)日：2011-06-16

    申请号：US12635373

    申请日：2009-12-10

    申请人： Kin Yee Wong ,  Peter Roberts

    发明人： Kin Yee Wong ,  Peter Roberts

    IPC分类号： H04J3/06

    CPC分类号： H04L41/5009 ,  H04J3/0667 ,  H04J3/14 ,  H04L43/0858

    摘要： The invention is directed to providing a system and method for monitoring a clock synchronization metric in a timing-over-packet system to provide a metric for service-level agreements (SLA), by providing a measure of the stability of the packet transfer delay relative to a representative statistic such as a median or minimum.

    摘要翻译： 本发明旨在提供一种系统和方法，用于通过提供分组传输延迟相对的稳定性的度量来监视分组分组系统中的时钟同步度量以提供服务级别协议（SLA）的度量 代表统计量，如中值或最小值。

    METHOD AND APPARATUS FOR OSCILLATOR STABILITY VERIFICATION
    4.
    发明申请
    METHOD AND APPARATUS FOR OSCILLATOR STABILITY VERIFICATION 审中-公开
    振荡器稳定性验证方法与装置

    公开(公告)号：US20100109787A1

    公开(公告)日：2010-05-06

    申请号：US12263038

    申请日：2008-10-31

    申请人： Kin Yee Wong ,  Peter Roberts

    发明人： Kin Yee Wong ,  Peter Roberts

    IPC分类号： G01R23/00

    CPC分类号： H03L7/08 ,  H03L7/07

    摘要： A technique for oscillator stability and accuracy verification involves analysis of parameters from a plurality of phase locked loops (PLLs). During testing, each PLL receives a stable reference clock to identify variations in its clock oscillator. Mathematical calculations on the data extracted from each PLL permit identification of clock oscillators having undesirable timing characteristics. Remedial measures may then be implemented to correct problems with any faulty oscillators.

    摘要翻译： 用于振荡器稳定性和精度验证的技术包括分析来自多个锁相环（PLL）的参数。 在测试期间，每个PLL接收稳定的参考时钟，以识别其时钟振荡器的变化。 从每个PLL提取的数据的数学计算允许识别具有不期望的定时特性的时钟振荡器。 然后可以实施补救措施来纠正任何故障振荡器的问题。

    Network timing topology via network manager
    5.
    发明授权
    Network timing topology via network manager 有权
    网络定时拓扑通过网络管理器

    公开(公告)号：US08203969B2

    公开(公告)日：2012-06-19

    申请号：US12635341

    申请日：2009-12-10

    申请人： Kin Yee Wong ,  Peter Roberts

    发明人： Kin Yee Wong ,  Peter Roberts

    IPC分类号： H04L12/28

    CPC分类号： H04J3/0679 ,  H04J2203/0058 ,  H04L41/12

    摘要： The invention is directed to providing a method and system for monitoring and managing from a network management entity, timing-over-packet synchronization performance in a packet switching network having multiple network nodes. The network management entity determines a physical topology and a synchronization topology of the network and monitors synchronization performance by collecting virtual path information.

    摘要翻译： 本发明旨在提供一种用于从网络管理实体监视和管理具有多个网络节点的分组交换网络中的分组间同步性能的方法和系统。 网络管理实体确定网络的物理拓扑和同步拓扑，并通过收集虚拟路径信息来监视同步性能。

    CENTRALIZED NODE CLOCK AUTO RECONFIGURATION
    6.
    发明申请
    CENTRALIZED NODE CLOCK AUTO RECONFIGURATION 有权
    中央节点时钟自动重新配置

    公开(公告)号：US20100329284A1

    公开(公告)日：2010-12-30

    申请号：US12492882

    申请日：2009-06-26

    申请人： Kin-Yee Wong ,  Peter Roberts

    发明人： Kin-Yee Wong ,  Peter Roberts

    IPC分类号： H04J3/06

    CPC分类号： H04J3/0641 ,  H04J3/0632 ,  H04J3/085 ,  H04J2203/006

    摘要： The invention is directed to a method and system for providing centralized automated synchronization clock reconfiguration in packet switched telecommunications networks having network nodes that do not implement Synchronization Status Messaging (SSM) internally. This is especially useful when integrating TDM networks with packet switching network elements having T1 and E1 interfaces.

    摘要翻译： 本发明涉及一种在具有不在内部实现同步状态消息（SSM）的网络节点的分组交换电信网络中提供集中自动同步时钟重新配置的方法和系统。 当将TDM网络与具有T1和E1接口的分组交换网络单元集成时，这尤其有用。

    Network impairment metrics for timing over packet
    7.
    发明授权
    Network impairment metrics for timing over packet 有权
    针对分组时序的网络损伤度量

    公开(公告)号：US08345570B2

    公开(公告)日：2013-01-01

    申请号：US12635373

    申请日：2009-12-10

    申请人： Kin Yee Wong ,  Peter Roberts

    发明人： Kin Yee Wong ,  Peter Roberts

    IPC分类号： H04J3/14

    CPC分类号： H04L41/5009 ,  H04J3/0667 ,  H04J3/14 ,  H04L43/0858

    摘要： The invention is directed to providing a system and method for monitoring a clock synchronization metric in a timing-over-packet system to provide a metric for service-level agreements (SLA), by providing a measure of the stability of the packet transfer delay relative to a representative statistic such as a median or minimum.

    摘要翻译： 本发明旨在提供一种系统和方法，用于通过提供分组传输延迟相对的稳定性的度量来监视分组分组系统中的时钟同步度量以提供服务级别协议（SLA）的度量 代表统计量，如中值或最小值。

    Centralized node clock auto reconfiguration
    8.
    发明授权
    Centralized node clock auto reconfiguration 有权
    集中式节点时钟自动重构

    公开(公告)号：US08149881B2

    公开(公告)日：2012-04-03

    申请号：US12492882

    申请日：2009-06-26

    申请人： Kin-Yee Wong ,  Peter Roberts

    发明人： Kin-Yee Wong ,  Peter Roberts

    IPC分类号： H04J3/06

    CPC分类号： H04J3/0641 ,  H04J3/0632 ,  H04J3/085 ,  H04J2203/006

    摘要： The invention is directed to a method and system for providing centralized automated synchronization clock reconfiguration in packet switched telecommunications networks having network nodes that do not implement Synchronization Status Messaging (SSM) internally. This is especially useful when integrating TDM networks with packet switching network elements having T1 and E1 interfaces.

    摘要翻译： 本发明涉及一种在具有不在内部实现同步状态消息（SSM）的网络节点的分组交换电信网络中提供集中自动同步时钟重新配置的方法和系统。 当将TDM网络与具有T1和E1接口的分组交换网络单元集成时，这尤其有用。

    NETWORK SYNC PLANNING AND FAILURE SIMULATIONS
    9.
    发明申请
    NETWORK SYNC PLANNING AND FAILURE SIMULATIONS 有权
    网络同步规划和故障模拟

    公开(公告)号：US20110142077A1

    公开(公告)日：2011-06-16

    申请号：US12635312

    申请日：2009-12-10

    申请人： Kin Yee Wong ,  Peter Roberts

    发明人： Kin Yee Wong ,  Peter Roberts

    IPC分类号： H04J3/06

    CPC分类号： H04J3/0679 ,  H04J2203/006 ,  H04J2203/0062 ,  H04L41/12 ,  H04L41/145

    摘要： The invention is directed to a method and system for providing synchronization clock performance simulation in a timing-over-packet network having a network management system. The system retrieves information from nodes in a network and determines a timing-over-packet topology in a simulated model of the network, and determines clock stability statistics. The system further accepts simulation inputs such as addition or deletion of nodes in the simulated network, or introduction of failures into in the simulated network. The system provides predicted clock stability performance of an existing network under various simulated conditions without requiring modifications or introduction of failures to the existing network which would be useful for network optimization and network planning.

    摘要翻译： 本发明涉及一种用于在具有网络管理系统的分组分组网络中提供同步时钟性能仿真的方法和系统。 系统从网络中的节点检索信息，并确定网络仿真模型中的分组间时间拓扑，并确定时钟稳定性统计。 该系统进一步接受仿真输入，例如模拟网络中节点的添加或删除，或将故障引入到模拟网络中。 该系统在各种模拟条件下提供现有网络的预测时钟稳定性能，而不需要修改或引入对现有网络的故障，这对于网络优化和网络规划将是有用的。

    Network element clocking accuracy and stability monitoring over a packet-switched network
    10.
    发明授权
    Network element clocking accuracy and stability monitoring over a packet-switched network 有权
    分组交换网络的网元时钟精度和稳定性监测

    公开(公告)号：US07876792B2

    公开(公告)日：2011-01-25

    申请号：US12263111

    申请日：2008-10-31

    申请人： Kin Yee Wong ,  Peter Roberts

    发明人： Kin Yee Wong ,  Peter Roberts

    IPC分类号： G06F15/16 ,  H04J3/06 ,  G01R31/08

    CPC分类号： H04J3/0664 ,  H04J3/14

    摘要： Various exemplary embodiments include a method and related system and monitoring entity including one or more of the following: generating timing information at a master node in a packet-switched network, the timing information specifying a value of a master clock; communicating the timing information from the master node to a plurality of slave nodes over a first plurality of time-division multiplexing (TDM) pseudowires; running a digital phase-locked loop on each slave node to synchronize each slave node to the master clock, wherein each digital phase-locked loop outputs a frequency at which the respective slave node is operating; sending the frequency outputted by each digital phase-locked loop to a monitoring entity over a second plurality of TDM pseudowires; utilizing the outputted frequencies at the monitoring entity to identify all slave nodes that are experiencing timing problems; and implementing a remedial measure for all slave nodes that are experiencing timing problems.

    摘要翻译： 各种示例性实施例包括方法和相关系统以及监视实体，其包括以下中的一个或多个：在分组交换网络中的主节点处产生定时信息，所述定时信息指定主时钟的值; 通过第一多个时分复用（TDM）伪线将来自主节点的定时信息传送到多个从节点; 在每个从节点上运行数字锁相环，以将每个从节点与主时钟同步，其中每个数字锁相环输出相应从节点正在操作的频率; 通过第二多个TDM伪线将每个数字锁相环输出的频率发送到监控实体; 利用监控实体的输出频率来识别正在经历定时问题的所有从节点; 并为正在经历时序问题的所有从节点实施补救措施。