发明申请
US20100110792A1 PAIR BIT LINE PROGRAMMING TO IMPROVE BOOST VOLTAGE CLAMPING 有权
配对线编程,以提高升压钳位

PAIR BIT LINE PROGRAMMING TO IMPROVE BOOST VOLTAGE CLAMPING
摘要:
A programming technique reduces program disturb in a set of non-volatile storage elements by programming using selected bit line patterns which increase the clamped boosting potential of an inhibited channel to avoid program disturb. One aspect groups alternate pairs of adjacent bit lines into first and second sets. Dual programming pulses are applied to a selected word line. The first set of bit lines is programmed during the first pulse, and the second set of bit lines is programmed during the second pulse. A verify operation is then performed for all bit lines. When a particular bit line is inhibited, at least one of its neighbor bit lines will also be inhibited so that the channel of the particular bit line will be sufficiently boosted. Another aspect programs every third bit line separately. A modified layout allows adjacent pairs of bit lines to be sensed using odd-even sensing circuitry.
公开/授权文献
信息查询
0/0