发明申请
US20100195674A1 REDUCTION IN THE ACQUISITION DURATION OF A PHASE-LOCKED LOOP ABLE TO RECONSTITUTE A SYNCHRONISATION SIGNAL TRANSMITTED OVER AN IP NETWORK 有权
在相位锁定环路的采集时间内减少以重新发送通过IP网络发送的同步信号

  • 专利标题: REDUCTION IN THE ACQUISITION DURATION OF A PHASE-LOCKED LOOP ABLE TO RECONSTITUTE A SYNCHRONISATION SIGNAL TRANSMITTED OVER AN IP NETWORK
  • 专利标题(中): 在相位锁定环路的采集时间内减少以重新发送通过IP网络发送的同步信号
  • 申请号: US12733521
    申请日: 2008-09-05
  • 公开(公告)号: US20100195674A1
    公开(公告)日: 2010-08-05
  • 发明人: Thierry TapieSerge DefranceGael Mace
  • 申请人: Thierry TapieSerge DefranceGael Mace
  • 优先权: FR0757420 20070907
  • 国际申请: PCT/EP2008/061757 WO 20080905
  • 主分类号: H03D3/24
  • IPC分类号: H03D3/24 H04J3/06
REDUCTION IN THE ACQUISITION DURATION OF A PHASE-LOCKED LOOP ABLE TO RECONSTITUTE A SYNCHRONISATION SIGNAL TRANSMITTED OVER AN IP NETWORK
摘要:
The present invention relates to the domain of video equipment. More specifically, it concerns a reception device that comprises the means for: receiving packets containing samples, that come from data sampled every Tech period, where Tech is from a time base synchronised on all the stations of said network, regenerating a counting ramp having a count increment and a range value PCR_Modulus, using a phase-locked loop PLL1 that receives the samples and that delivers local samples every Tech period and a reconstituted clock, initialising, at every zero-crossing of the counting ramp, an image counter that is determined by the reconstituted clock. According to the invention, it comprises, further, means for determining the values of count increments.
信息查询
0/0