Invention Application
US20110043251A1 Opportunistic Timing Control in Mixed-Signal System-On-Chip Designs 有权
混合信号系统芯片设计中的机会时序控制

Opportunistic Timing Control in Mixed-Signal System-On-Chip Designs
Abstract:
An integrated circuit may include a plurality of circuit sub-systems that include at least one converter circuit operating in respective critical phases and non-critical phases of operation, a clock distribution circuit that has an input for an externally-supplied clock signal that is active during the non-critical phases and inactive during the critical phases, and a clock generator to generate an internal clock signal to the converter circuit that is active when the external-supplied clock signal is inactive.
Public/Granted literature
Information query
Patent Agency Ranking
0/0