发明申请
US20110043398A1 CASCADED DAC ARCHITECTURE WITH PULSE WIDTH MODULATION 有权
具有脉冲宽度调制的CASCADED DAC架构

  • 专利标题: CASCADED DAC ARCHITECTURE WITH PULSE WIDTH MODULATION
  • 专利标题(中): 具有脉冲宽度调制的CASCADED DAC架构
  • 申请号: US12546521
    申请日: 2009-08-24
  • 公开(公告)号: US20110043398A1
    公开(公告)日: 2011-02-24
  • 发明人: Rahmi HezarLars Risbo
  • 申请人: Rahmi HezarLars Risbo
  • 主分类号: H03M3/00
  • IPC分类号: H03M3/00
CASCADED DAC ARCHITECTURE WITH PULSE WIDTH MODULATION
摘要:
An embodiment of the invention provides one or more cascade circuits that are cascaded together to form a cascaded circuit. The cascaded circuit reduces noise at an analog output of the cascaded circuit. Each of the cascade circuits contains a noise-shaping circuit, a PCM (Pulse Code Modulation)-to-PWM (Pulse Width Modulation) converter and a 1-bit P-tap AFIR (Analog Finite Impulse Response) filter DAC. Noise at the output of the cascaded circuit may be further reduced by increasing the number of cascade circuits.
公开/授权文献
信息查询
0/0