发明申请
US20110092069A1 SELF-ALIGNED PATTERNED ETCH STOP LAYERS FOR SEMICONDUCTOR DEVICES
失效
用于半导体器件的自对准图形蚀刻停止层
- 专利标题: SELF-ALIGNED PATTERNED ETCH STOP LAYERS FOR SEMICONDUCTOR DEVICES
- 专利标题(中): 用于半导体器件的自对准图形蚀刻停止层
-
申请号: US12582137申请日: 2009-10-20
-
公开(公告)号: US20110092069A1公开(公告)日: 2011-04-21
- 发明人: Kangguo Cheng , Lawrence A. Clevenger , Johnathan E. Faltermeier , Stephan Grunow , Kaushik A. Kumar , Kevin S. Petrarca
- 申请人: Kangguo Cheng , Lawrence A. Clevenger , Johnathan E. Faltermeier , Stephan Grunow , Kaushik A. Kumar , Kevin S. Petrarca
- 申请人地址: US NY Armonk
- 专利权人: INTERNATIONAL BUSINESS MACHINES CORPORATION
- 当前专利权人: INTERNATIONAL BUSINESS MACHINES CORPORATION
- 当前专利权人地址: US NY Armonk
- 主分类号: H01L21/3205
- IPC分类号: H01L21/3205 ; H01L21/768
摘要:
A method of forming a semiconductor device includes patterning a photoresist layer formed over a homogeneous semiconductor device layer to be etched; subjecting the semiconductor device to an implant process that selectively implants a sacrificial etch stop layer that is self-aligned in accordance with locations of features to be etched within the homogeneous semiconductor device layer, and at a desired depth for the features to be etched; etching a feature pattern defined by the patterned photoresist layer into the homogenous semiconductor device layer, stopping on the implanted sacrificial etch stop layer; and removing remaining portion of the implanted sacrificial etch stop layer prior to filling the etched feature pattern with a fill material.
公开/授权文献
信息查询
IPC分类: