Invention Application
US20110128171A1 ANALOG/DIGITAL CONVERTER AND SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
有权
模拟/数字转换器和半导体集成电路器件
- Patent Title: ANALOG/DIGITAL CONVERTER AND SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
- Patent Title (中): 模拟/数字转换器和半导体集成电路器件
-
Application No.: US12676357Application Date: 2009-02-19
-
Publication No.: US20110128171A1Publication Date: 2011-06-02
- Inventor: Takashi Oshima , Taizo Yamawaki , Tomomi Takahashi
- Applicant: Takashi Oshima , Taizo Yamawaki , Tomomi Takahashi
- International Application: PCT/JP2009/052870 WO 20090219
- Main IPC: H03M1/10
- IPC: H03M1/10

Abstract:
In the digital calibration technique of the conventional time-interleaved analog/digital converter, it is impossible to perform highly-accurate calibration that supports a high-speed sampling rate of the next-generation application and achieves a high resolution. For its solution, a reference A/D conversion unit is connected in parallel to an input common to a time-interleaved A/D converter to be a calibration target, and the output of each unitary A/D conversion unit which makes up the time-interleaved A/D converter is calibrated in a digital region by using a low-speed high-resolution A/D conversion result output from the reference A/D conversion unit. Also, fCLK/N (fCLK represents an overall sampling rate of the time-interleaved A/D converter, and N is relatively prime to the number of unitary A/D conversion units connected in parallel M) is set as the operation clock frequency of the reference A/D conversion unit. In this configuration, samplings of all unitary A/D conversion units can be sequentially synchronized with the sampling of the reference A/D conversion unit, and the operation clock frequency of the reference A/D converter can be made N times slower than the overall sampling rate of the time-interleaved A/D converter.
Public/Granted literature
- US08102289B2 Analog/digital converter and semiconductor integrated circuit device Public/Granted day:2012-01-24
Information query