发明申请
US20110296222A1 DYNAMIC AND IDLE POWER REDUCTION SEQUENCE USING RECOMBINANT CLOCK AND POWER GATING
有权
使用重构时钟和功率增益的动态和空闲功率降低序列
- 专利标题： DYNAMIC AND IDLE POWER REDUCTION SEQUENCE USING RECOMBINANT CLOCK AND POWER GATING
- 专利标题（中）： 使用重构时钟和功率增益的动态和空闲功率降低序列
-
申请号： US12978452申请日： 2010-12-24
-
公开(公告)号： US20110296222A1公开(公告)日： 2011-12-01
- 发明人: Sin S. Tan , Srikanth T. Srinivasan , Sivakumar Radhakrishnan , Stephan J. Jourdan , Lily Pao Looi
- 申请人： Sin S. Tan , Srikanth T. Srinivasan , Sivakumar Radhakrishnan , Stephan J. Jourdan , Lily Pao Looi
- 主分类号： G06F1/32
- IPC分类号： G06F1/32
摘要：
Methods and apparatus for dynamic and/or idle power reduction sequence using recombinant clock and/or power gating are described. In one embodiment, at least a portion of an Integrated Input/Output (IIO) logic is to enter a lower power consumption state based on a power reduction sequence. Other embodiments are also disclosed.
公开/授权文献
信息查询
