发明申请
US20120012931A1 SOI MOS DEVICE HAVING BTS STRUCTURE AND MANUFACTURING METHOD THEREOF
有权
具有BTS结构的SOI MOS器件及其制造方法
- 专利标题: SOI MOS DEVICE HAVING BTS STRUCTURE AND MANUFACTURING METHOD THEREOF
- 专利标题(中): 具有BTS结构的SOI MOS器件及其制造方法
-
申请号: US13132879申请日: 2010-09-07
-
公开(公告)号: US20120012931A1公开(公告)日: 2012-01-19
- 发明人: Jing Chen , Jiexin Luo , Qingqing Wu , Xiaolu Huang , Xi Wang
- 申请人: Jing Chen , Jiexin Luo , Qingqing Wu , Xiaolu Huang , Xi Wang
- 申请人地址: CN Shanghai
- 专利权人: Shanghai Institute of Microsystem and Information Technology, Chinese Academy
- 当前专利权人: Shanghai Institute of Microsystem and Information Technology, Chinese Academy
- 当前专利权人地址: CN Shanghai
- 优先权: CN201010225623.0 20100713
- 国际申请: PCT/CN10/76678 WO 20100907
- 主分类号: H01L29/78
- IPC分类号: H01L29/78 ; H01L21/336
摘要:
The present invention discloses a SOI MOS device having BTS structure and manufacturing method thereof. The source region of the SOI MOS device comprises: two heavily doped N-type regions, a heavily doped P-type region formed between the two heavily doped N-type regions, a silicide formed above the heavily doped N-type regions and the heavily doped P-type region, and a shallow N-type region which is contact to the silicide; an ohmic contact is formed between the heavily doped P-type region and the silicide thereon to release the holes accumulated in body region of the SOI MOS device and eliminate floating body effects thereof without increasing the chip area and also overcome the disadvantages such as decreased effective channel width of the devices in the BTS structure of the prior art. The manufacturing method comprises steps of: forming a heavily doped P-type region via ion implantation, forming a metal layer above the source region and forming a silicide via the heat treatment between the metal layer and the Si underneath. The device in the present invention could be fabricated via simplified fabricating process with great compatibility with traditional CMOS technology.
公开/授权文献
信息查询
IPC分类: