发明申请
US20120013006A1 CHIP SCALE PACKAGE AND FABRICATION METHOD THEREOF 审中-公开
芯片尺寸包装及其制造方法

CHIP SCALE PACKAGE AND FABRICATION METHOD THEREOF
摘要:
A fabrication method of a chip scale package is provided, which includes forming a protection layer on the active surface of a chip and fixing the inactive surface of the chip to a transparent carrier; performing a molding process; removing the protection layer from the chip and performing a redistribution layer (RDL) process, thereby solving the conventional problems caused by directly attaching the chip on an adhesive film, such as film-softening caused by heat, encapsulant overflow, warpage, chip deviation and contamination that lead to poor electrical connection between the wiring layer formed in the RDL process and the chip electrode pads and even waste product as a result. Further, the transparent carrier employed in the invention can be separated by laser and repetitively used in the process to help reduce the fabrication cost.
信息查询
0/0