发明申请
US20120139056A1 BIPOLAR TRANSISTOR INTEGRATED WITH METAL GATE CMOS DEVICES 失效
双极晶体管与金属栅CMOS集成器件集成

BIPOLAR TRANSISTOR INTEGRATED WITH METAL GATE CMOS DEVICES
摘要:
A high-k gate dielectric layer and a metal gate layer are formed and patterned to expose semiconductor surfaces in a bipolar junction transistor region, while covering a CMOS region. A disposable material portion is formed on a portion of the exposed semiconductor surfaces in the bipolar junction transistor area. A semiconductor layer and a dielectric layer are deposited and patterned to form gate stacks including a semiconductor portion and a dielectric gate cap in the CMOS region and a cavity containing mesa over the disposable material portion in the bipolar junction transistor region. The disposable material portion is selectively removed and a base layer including an epitaxial portion and a polycrystalline portion fills the cavity formed by removal of the disposable material portion. The emitter formed by selective epitaxy fills the cavity in the mesa.
公开/授权文献
信息查询
0/0