Invention Application
- Patent Title: NORMALLY-OFF POWER JFET AND MANUFACTURING METHOD THEREOF
- Patent Title (中): 正常关断电源及其制造方法
-
Application No.: US13363256Application Date: 2012-01-31
-
Publication No.: US20120193641A1Publication Date: 2012-08-02
- Inventor: Koichi Arai , Yasuaki Kagotoshi , Nobuo Machida , Natsuki Yokoyama , Haruka Shimizu
- Applicant: Koichi Arai , Yasuaki Kagotoshi , Nobuo Machida , Natsuki Yokoyama , Haruka Shimizu
- Assignee: RENESAS ELECTRONICS CORPORATION
- Current Assignee: RENESAS ELECTRONICS CORPORATION
- Priority: JP2011-019438 20110201
- Main IPC: H01L29/808
- IPC: H01L29/808 ; H01L21/337

Abstract:
In general, in a semiconductor active element such as a normally-off JFET based on SiC in which an impurity diffusion speed is significantly lower than in silicon, gate regions are formed through ion implantation into the side walls of trenches formed in source regions. However, to ensure the performance of the JFET, it is necessary to control the area between the gate regions thereof with high precision. Besides, there is such a problem that, since a heavily doped PN junction is formed by forming the gate regions in the source regions, an increase in junction current cannot be avoided. The present invention provides a normally-off power JFET and a manufacturing method thereof and forms the gate regions according to a multi-epitaxial method which repeats a process including epitaxial growth, ion implantation, and activation annealing a plurality of times.
Public/Granted literature
- US08524552B2 Normally-off power JFET and manufacturing method thereof Public/Granted day:2013-09-03
Information query
IPC分类: