发明申请
US20120198166A1 Memory Attribute Sharing Between Differing Cache Levels of Multilevel Cache 有权
多级缓存的不同缓存级别之间的内存属性共享

Memory Attribute Sharing Between Differing Cache Levels of Multilevel Cache
摘要:
The level one memory controller maintains a local copy of the cacheability bit of each memory attribute register. The level two memory controller is the initiator of all configuration read/write requests from the CPU. Whenever a configuration write is made to a memory attribute register, the level one memory controller updates its local copy of the memory attribute register.
信息查询
0/0