Invention Application
- Patent Title: GAP FILLING METHOD FOR DUAL DAMASCENE PROCESS
- Patent Title (中): GAP填充方法双重DAMASCENE过程
-
Application No.: US13161701Application Date: 2011-06-16
-
Publication No.: US20120319278A1Publication Date: 2012-12-20
- Inventor: Chun-Chieh Lin , Hung-Wen Su , Minghsing Tsai , Syun-Ming Jang
- Applicant: Chun-Chieh Lin , Hung-Wen Su , Minghsing Tsai , Syun-Ming Jang
- Applicant Address: TW Hsin-Chu
- Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
- Current Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
- Current Assignee Address: TW Hsin-Chu
- Main IPC: H01L23/48
- IPC: H01L23/48 ; H01L21/768

Abstract:
The present disclosure provides a method of fabricating a semiconductor device. The method includes forming a patterned dielectric layer having a plurality of first openings. The method includes forming a conductive liner layer over the patterned dielectric layer, the conductive liner layer partially filling the first openings. The method includes forming a trench mask layer over portions of the conductive liner layer outside the first openings, thereby forming a plurality of second openings, a subset of which are formed over the first openings. The method includes depositing a conductive material in the first openings to form a plurality of vias and in the second openings to form a plurality of metal lines. The method includes removing the trench mask layer.
Public/Granted literature
- US09029260B2 Gap filling method for dual damascene process Public/Granted day:2015-05-12
Information query
IPC分类: