发明申请
US20130113041A1 SEMICONDUCTOR TRANSISTOR DEVICE WITH OPTIMIZED DOPANT PROFILE
有权
具有优化的DOPANT轮廓的半导体晶体管器件
- 专利标题: SEMICONDUCTOR TRANSISTOR DEVICE WITH OPTIMIZED DOPANT PROFILE
- 专利标题(中): 具有优化的DOPANT轮廓的半导体晶体管器件
-
申请号: US13288201申请日: 2011-11-03
-
公开(公告)号: US20130113041A1公开(公告)日: 2013-05-09
- 发明人: Chia-Wen LIU , Tsung-Hsing Yu , Dhanyakumar Mahaveer Sathaiya , Wei-Hao Wu , Ken-Ichi Goto , Tzer-Min Shen , Zhiqiang Wu
- 申请人: Chia-Wen LIU , Tsung-Hsing Yu , Dhanyakumar Mahaveer Sathaiya , Wei-Hao Wu , Ken-Ichi Goto , Tzer-Min Shen , Zhiqiang Wu
- 申请人地址: TW Hsin-Chu
- 专利权人: Taiwan Semiconductor Manufacturing Co., Ltd.
- 当前专利权人: Taiwan Semiconductor Manufacturing Co., Ltd.
- 当前专利权人地址: TW Hsin-Chu
- 主分类号: H01L29/78
- IPC分类号: H01L29/78 ; H01L21/336
摘要:
Provided is a transistor and a method for forming a transistor in a semiconductor device. The method includes performing at least one implantation operation in the transistor channel area, then forming a silicon carbide/silicon composite film over the implanted area prior to introducing further dopant impurities. A halo implantation operation with a very low tilt angle is used to form areas of high dopant concentration at edges of the transistor channel to alleviate short channel effects. The transistor structure so-formed includes a reduced dopant impurity concentration at the substrate interface with the gate dielectric and a peak concentration about 10-50 nm below the surface. The dopant profile also includes the transistor channel having high dopant impurity concentration areas at opposed ends of the transistor channel.
公开/授权文献
信息查询
IPC分类: