发明申请
- 专利标题: RECONFIGURABLE INSTRUCTION ENCODING METHOD AND PROCESSOR ARCHITECTURE
- 专利标题(中): 可重构指令编码方法和处理器架构
-
申请号: US13448659申请日: 2012-04-17
-
公开(公告)号: US20130117536A1公开(公告)日: 2013-05-09
- 发明人: Huang-Lun Lin , Ching-Hsiang Chuang , Shui-An Wen
- 申请人: Huang-Lun Lin , Ching-Hsiang Chuang , Shui-An Wen
- 申请人地址: TW HSINCHU
- 专利权人: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE
- 当前专利权人: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE
- 当前专利权人地址: TW HSINCHU
- 优先权: TW100140526 20111107
- 主分类号: G06F9/30
- IPC分类号: G06F9/30
摘要:
A reconfigurable instruction encoding method includes the followings. An instruction distribution of an application is counted, and multiple instruction pairs with higher utilization rates are accordingly found. Multiple instructions of the instruction pairs are duplicately encoded according to multiple reserved sections of an original instruction table, so that the instructions have corresponding reconfigured codes and a reconfigured instruction table extended from the original instruction table and including the reconfigured codes is obtained. A compiler is utilized to generate multiple machine codes according to the reconfigured instruction table and consecutive execution instructions. Hamming distance of the machine codes corresponding to the reconfigured instruction table and the execution instructions are not longer than Hamming distance of the machine codes generated according to the original instruction table and the execution instructions.
公开/授权文献
信息查询