发明申请
US20130252377A1 Process For Fabricating Multi-Die Semiconductor Package With One Or More Embedded Die Pads
有权
用于制造具有一个或多个嵌入式模块的多芯片半导体封装的工艺
- 专利标题: Process For Fabricating Multi-Die Semiconductor Package With One Or More Embedded Die Pads
- 专利标题(中): 用于制造具有一个或多个嵌入式模块的多芯片半导体封装的工艺
-
申请号: US13897423申请日: 2013-05-19
-
公开(公告)号: US20130252377A1公开(公告)日: 2013-09-26
- 发明人: Richard K. Williams , Keng Hung Lin
- 申请人: Richard K. Williams , Keng Hung Lin
- 申请人地址: CN Hong Kong US CA Santa Clara
- 专利权人: ADVANCED ANALOGIC TECHNOLOGIES (HONG KONG) LIMITED,ADVANCED ANALOGIC TECHNOLOGIES INCORPORATED
- 当前专利权人: ADVANCED ANALOGIC TECHNOLOGIES (HONG KONG) LIMITED,ADVANCED ANALOGIC TECHNOLOGIES INCORPORATED
- 当前专利权人地址: CN Hong Kong US CA Santa Clara
- 主分类号: H01L25/00
- IPC分类号: H01L25/00
摘要:
To avoid shorts between adjacent die pads in mounting, a multi-die semiconductor package to a printed circuit board (PCB), one of the die pads is embedded in the polymer capsule, while the other die pad is exposed at the bottom of the package to provide a thermal escape path to the PCB. This arrangement is particularly useful when one of the dice in a multi-die package generates more heat than another die in the package. A process for fabricating the package includes a partial etch that defines the bottom surface of the embedded die pad and may include a through-etch that leaves one or more of the contacts or leads integrally connected to the embedded die pad.
公开/授权文献
信息查询
IPC分类: