Invention Application
US20140043911A1 Method For Non-Volatile Memory Having 3D Array of Read/Write Elements with Efficient Decoding of Vertical Bit Lines and Word Lines 有权
具有有效解码垂直位线和字线的读/写元素的3D阵列的非易失性存储器的方法

  • Patent Title: Method For Non-Volatile Memory Having 3D Array of Read/Write Elements with Efficient Decoding of Vertical Bit Lines and Word Lines
  • Patent Title (中): 具有有效解码垂直位线和字线的读/写元素的3D阵列的非易失性存储器的方法
  • Application No.: US14057971
    Application Date: 2013-10-18
  • Publication No.: US20140043911A1
    Publication Date: 2014-02-13
  • Inventor: George SamachisaLuca FasoliMasaaki HigashitaniRoy Edwin Scheuerlein
  • Applicant: SANDISK 3D LLC
  • Applicant Address: US CA Milpitas
  • Assignee: SANDISK 3D LLC
  • Current Assignee: SANDISK 3D LLC
  • Current Assignee Address: US CA Milpitas
  • Main IPC: G11C16/10
  • IPC: G11C16/10
Method For Non-Volatile Memory Having 3D Array of Read/Write Elements with Efficient Decoding of Vertical Bit Lines and Word Lines
Abstract:
A three-dimensional array of memory elements is formed across multiple layers of planes positioned at different distances above a semiconductor substrate. The memory elements reversibly change a level of electrical conductance in response to a voltage difference being applied across them. The three-dimensional array includes a two-dimensional array of pillar lines from the substrate through the multiple layers of planes. A first set of pillar lines acts as local bit lines for accessing the memory elements together with an array of word lines on each plane. A second set of pillar lines is connected to the word lines. An array of metal lines on the substrate is switchable connected to the pillar lines to provide access to the first and second sets of pillar lines, thereby to provide access respectively to the bit lines and word lines of the three-dimensional array.
Information query
Patent Agency Ranking
0/0