Invention Application
- Patent Title: METHOD OF MAKING A CMOS SEMICONDUCTOR DEVICE USING A STRESSED SILICON-ON-INSULATOR (SOI) WAFER
-
Application No.: US14675156Application Date: 2015-03-31
-
Publication No.: US20150206972A1Publication Date: 2015-07-23
- Inventor: QING LIU , NICOLAS LOUBET
- Applicant: STMICROELECTRONICS, INC.
- Main IPC: H01L29/78
- IPC: H01L29/78 ; H01L21/84 ; H01L21/225 ; H01L21/8238 ; H01L27/12 ; H01L27/092
Abstract:
A method for forming a complementary metal oxide semiconductor (CMOS) semiconductor device includes providing a stressed silicon-on-insulator (sSOI) wafer comprising a stressed semiconductor layer having first and second laterally adjacent stressed semiconductor portions. The first stressed semiconductor portion defines a first active region. The second stressed semiconductor portion is replaced with an unstressed semiconductor portion. The unstressed semiconductor portion includes a first semiconductor material. The method further includes driving a second semiconductor material into the first semiconductor material of the unstressed semiconductor portion defining a second active region.
Public/Granted literature
- US09466720B2 Method of making a CMOS semiconductor device using a stressed silicon-on-insulator (SOI) wafer Public/Granted day:2016-10-11
Information query
IPC分类:
