发明申请
- 专利标题: TECHNIQUES FOR OPTIMIZING STENCIL BUFFERS
- 专利标题(中): 优化STENCIL BUFFERS的技术
-
申请号: US14817151申请日: 2015-08-03
-
公开(公告)号: US20150339799A1公开(公告)日: 2015-11-26
- 发明人: Eric B. LUM , Jerome F. DULUK, JR.
- 申请人: NVIDIA CORPORATION
- 主分类号: G06T1/60
- IPC分类号: G06T1/60 ; B41F15/34
摘要:
One embodiment sets forth a method for associating each stencil value included in a stencil buffer with multiple fragments. Components within a graphics processing pipeline use a set of stencil masks to partition the bits of each stencil value. Each stencil mask selects a different subset of bits, and each fragment is strategically associated with both a stencil value and a stencil mask. Before performing stencil actions associated with a fragment, the raster operations unit performs stencil mask operations on the operands. No fragments are associated with both the same stencil mask and the same stencil value. Consequently, no fragments are associated with the same stencil bits included in the stencil buffer. Advantageously, by reducing the number of stencil bits associated with each fragment, certain classes of software applications may reduce the wasted memory associated with stencil buffers in which each stencil value is associated with a single fragment.
公开/授权文献
- US09679350B2 Techniques for optimizing stencil buffers 公开/授权日:2017-06-13
信息查询