Invention Application
US20160203865A1 APPARATUS AND METHOD TO OPTIMIZE STT-MRAM SIZE AND WRITE ERROR RATE 有权
优化STT-MRAM尺寸和写错误率的装置和方法

  • Patent Title: APPARATUS AND METHOD TO OPTIMIZE STT-MRAM SIZE AND WRITE ERROR RATE
  • Patent Title (中): 优化STT-MRAM尺寸和写错误率的装置和方法
  • Application No.: US14913676
    Application Date: 2013-09-27
  • Publication No.: US20160203865A1
    Publication Date: 2016-07-14
  • Inventor: SASIKANTH MANIPATRUNIDMITRI E. NIKONOVIAN A. YOUNG
  • Applicant: INTEL CORPORATION
  • International Application: PCT/US2013/062421 WO 20130927
  • Main IPC: G11C13/00
  • IPC: G11C13/00
APPARATUS AND METHOD TO OPTIMIZE STT-MRAM SIZE AND WRITE ERROR RATE
Abstract:
Described is an apparatus comprising: a first select-line; a second select-line; a bit-line; a first bit-cell including a resistive memory element and a transistor, the first bit-cell coupled to the first select-line and the bit-line; a buffer with an input coupled to the first select-line and an output coupled to the second select-line; and a second bit-cell including a resistive memory element and a transistor, the second bit-cell coupled to the second select-line and the bit-line. Described is a magnetic random access memory (MRAM) comprising: a plurality of rows, each row including: a plurality of bit-cells, each bit-cell having an MTJ device coupled to a transistor; and a plurality of buffers, each of which to buffer a select-line signal for a group of bit-cells among the plurality of bit-cells; and a plurality of bit-lines, each row sharing a single bit-line among the plurality of bit-cells in that row.
Public/Granted literature
Information query
Patent Agency Ranking
0/0