Invention Application
- Patent Title: RELIABLE PACKAGING AND INTERCONNECT STRUCTURES
- Patent Title (中): 可靠的包装和互连结构
-
Application No.: US15195641Application Date: 2016-06-28
-
Publication No.: US20160307798A1Publication Date: 2016-10-20
- Inventor: Cyprian Emeka UZOH , Belgacem HABA , Craig MITCHELL
- Applicant: Invensas Corporation
- Applicant Address: US CA San Jose
- Assignee: Tessera, Inc.
- Current Assignee: Tessera, Inc.
- Current Assignee Address: US CA San Jose
- Main IPC: H01L21/768
- IPC: H01L21/768 ; H01L23/532 ; H01L23/48

Abstract:
Methods and apparatus for forming a semiconductor device are provided which may include any number of features. One feature is a method of forming an interconnect structure that results in the interconnect structure having a top surface and portions of the side walls of the interconnect structure covered in a dissimilar material. In some embodiments, the dissimilar material can be a conductive material or a nano-alloy. The interconnect structure can be formed by removing a portion of the interconnect structure, and covering the interconnect structure with the dissimilar material. The interconnect structure can comprise a damascene structure, such as a single or dual damascene structure, or alternatively, can comprise a silicon-through via (TSV) structure.
Public/Granted literature
- US09711401B2 Reliable packaging and interconnect structures Public/Granted day:2017-07-18
Information query
IPC分类: