Invention Application
US20160343882A1 CHIP PACKAGE AND MANUFACTURING METHOD THEREOF 有权
芯片包装及其制造方法

CHIP PACKAGE AND MANUFACTURING METHOD THEREOF
Abstract:
A chip package includes a chip, an insulating layer, a flowing insulating material layer and conductive layer. The chip has a conductive pad, a side surface, a first surface and a second surface opposite to the first surface, which the side surface is between the first surface and the second surface, and the conductive is below the first surface and protruded from the side surface. The insulating layer covers the second surface and the side surface, and the flowing insulating material layer is disposed below the insulating layer, and the flowing insulating material layer has a trench exposing the conductive pad protruded form the side surface. The conductive layer is disposed below the flowing insulating material layer and extended into the trench to contact the conductive pad.
Public/Granted literature
Information query
Patent Agency Ranking
0/0