- 专利标题: METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE INTEGRATING A VERTICAL CONDUCTION TRANSISTOR, AND SEMICONDUCTOR DEVICE
-
申请号: US15595256申请日: 2017-05-15
-
公开(公告)号: US20180182864A1公开(公告)日: 2018-06-28
- 发明人: Luisito Livellara , Paolo Colpani , Pierpaolo Monge Roffarello
- 申请人: STMICROELECTRONICS S.R.L.
- 优先权: IT102016000130185 20161222
- 主分类号: H01L29/66
- IPC分类号: H01L29/66 ; H01L29/78 ; H01L29/423 ; H01L29/40
摘要:
A method of manufacturing a vertical conduction semiconductor device comprising the steps of: forming a recess in a monocrystalline silicon substrate; forming a silicon oxide seed layer in the recess; carrying out an epitaxial growth of silicon on the substrate, simultaneously growing a polycrystalline silicon region in the seed layer and a monocrystalline silicon region in surface regions of the substrate, which surround the seed layer; and implanting dopant species in the polycrystalline silicon region to form a conductive path in order to render the second conduction terminal electrically accessible from a front side of the vertical conduction semiconductor device.
公开/授权文献
信息查询
IPC分类: