WEAR-LEVEL CONTROL CIRCUIT FOR MEMORY MODULE
Abstract:
A memory device includes: (a) one or more memory circuits having physical memory pages identified by physical page addresses, each physical memory page being provided to store a memory page; and (b) a control circuit configured for managing read or write operations in each memory circuit. The control circuit manages both a wear-leveling scheme and read and write operations in the memory circuits.
Information query
Patent Agency Ranking
0/0