Invention Publication
- Patent Title: DATA-DEPENDENT GLITCH AND INTER-SYMBOL INTERFERENCE MINIMIZATION IN SWITCHED-CAPACITOR CIRCUITS
-
Application No.: US17952863Application Date: 2022-09-26
-
Publication No.: US20240106448A1Publication Date: 2024-03-28
- Inventor: Arashk NOROUZPOURSHIRAZI , Ramin ZANBAGHI , Stephen T. HODAPP , Christophe J. AMADI , Ravi K. KUMMARAGUNTLA , Dhrubajyoti DUTTA
- Applicant: Cirrus Logic International Semiconductor Ltd.
- Applicant Address: GB Edinburgh
- Assignee: Cirrus Logic International Semiconductor Ltd.
- Current Assignee: Cirrus Logic International Semiconductor Ltd.
- Current Assignee Address: GB Edinburgh
- Main IPC: H03M1/06
- IPC: H03M1/06

Abstract:
A system may include a sampling capacitor and a switch network. The switch network may include one or more first sampling switches electrically coupled to the sampling capacitor and configured to be activated during a first phase of a sampling cycle of the system and one or more second sampling switches electrically coupled to the sampling capacitor and configured to be activated during a second phase of the sampling cycle, wherein the switch network is configured to reset the sampling capacitor to a data-independent and/or signal-independent charge during a reset phase of the sampling cycle.
Public/Granted literature
- US12132493B2 Data-dependent glitch and inter-symbol interference minimization in switched-capacitor circuits Public/Granted day:2024-10-29
Information query