Provided is a RAM including a first read bit line, a first write bit line, a second read bit line, a second write bit line, a charge circuit configured to charge one of the first and second read bit lines and the first and second write bit lines at a time of short-circuit detection, and a discharge circuit configured to discharge the other of the first and second read bit lines and the first and second write bit lines at the time of the short-circuit detection.