Invention Publication
- Patent Title: REDUCING OXIDATION BY ETCHING SACRIFICIAL AND PROTECTION LAYER SEPARATELY
-
Application No.: US18431346Application Date: 2024-02-02
-
Publication No.: US20240178059A1Publication Date: 2024-05-30
- Inventor: Chia Cheng Chou , Chung-Chi Ko , Tze-Liang Lee
- Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
- Applicant Address: TW Hsinchu
- Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.
- Current Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.
- Current Assignee Address: TW Hsinchu
- The original application number of the division: US17480201 2021.09.21
- Main IPC: H01L21/768
- IPC: H01L21/768 ; H01L23/532 ; H01L23/535

Abstract:
A structure includes a first conductive feature, a first etch stop layer over the first conductive feature, a dielectric layer over the first etch stop layer, and a second conductive feature in the dielectric layer and the first etch stop layer. The second conductive feature is over and contacting the first conductive feature. An air spacer encircles the second conductive feature, and sidewalls of the second conductive feature are exposed to the air spacer. A protection ring further encircles the second conductive feature, and the protection ring fully separates the second conductive feature from the air spacer.
Information query
IPC分类: