- 专利标题: REDUCTION OF ARTEFACTS IN MULTI-CHANNEL SYSTEMS
-
申请号: US18476962申请日: 2023-09-28
-
公开(公告)号: US20240204734A1公开(公告)日: 2024-06-20
- 发明人: Rupesh KHARE , Mehul MISTRY , Gautham SATHYANARAYANAN
- 申请人: Cirrus Logic International Semiconductor Ltd.
- 申请人地址: GB Edinburgh
- 专利权人: Cirrus Logic International Semiconductor Ltd.
- 当前专利权人: Cirrus Logic International Semiconductor Ltd.
- 当前专利权人地址: GB Edinburgh
- 优先权: GB 01372.5 2023.01.31
- 主分类号: H03F1/52
- IPC分类号: H03F1/52
摘要:
Circuitry for driving first and second loads, the circuitry comprising: a first output signal path for supplying a first driving signal to the first load; a second output signal path for supplying a second driving signal to the second load; sequencer circuitry configured to initiate a first state change in the first output signal path and a second state change in the second output signal path, wherein the sequencer circuitry is configured to control the initiation of the first and second state changes such that the second state change is not synchronised with the first state change.
信息查询