发明授权
- 专利标题: Data processing system providing split bus cycle operation
- 专利标题(中): 数据处理系统提供拆分总线周期运行
-
申请号: US591965申请日: 1975-06-30
-
公开(公告)号: US3997896A公开(公告)日: 1976-12-14
- 发明人: Frank V. Cassarino, Jr. , George J. Bekampis , John W. Conway , Richard A. Lemay
- 申请人: Frank V. Cassarino, Jr. , George J. Bekampis , John W. Conway , Richard A. Lemay
- 申请人地址: MA Waltham
- 专利权人: Honeywell Information Systems, Inc.
- 当前专利权人: Honeywell Information Systems, Inc.
- 当前专利权人地址: MA Waltham
- 主分类号: G06F11/14
- IPC分类号: G06F11/14 ; G06F13/18 ; G06F13/378 ; G06F13/42 ; G06F13/00
摘要:
In a data processing system which includes a common bus to which a plurality of units are connected for the transfer of information, information may be transferred by the highest priority requesting unit during an asynchronously generated bus transfer cycle. Logic is provided for enabling a split bus cycle operation in which the master unit requesting information from the slave unit during a first bus transfer cycle may receive such information from the slave unit during a later slave generated bus transfer cycle. Means are provided for enabling any other units to communicate over the common bus during the time between the first cycle and such later cycle during which the slave unit responds, thereby enabling at least two pairs of units to communicate with each other respectively in an interleaved manner.
信息查询