- 专利标题: Digital data processing system utilizing a unique arithmetic logic unit for handling uniquely identifiable addresses for operands and instructions
-
申请号: US266411申请日: 1981-05-22
-
公开(公告)号: US4445177A公开(公告)日: 1984-04-24
- 发明人: Richard G. Bratt , Stephen I. Schleimer , John F. Pilat , Richard A. Belgard , Steven J. Wallach , Gerald F. Clancy , Craig J. Mundie , David H. Bernstein , Edward S. Gavrin , Thomas M. Jones , Brett L. Bachman
- 申请人: Richard G. Bratt , Stephen I. Schleimer , John F. Pilat , Richard A. Belgard , Steven J. Wallach , Gerald F. Clancy , Craig J. Mundie , David H. Bernstein , Edward S. Gavrin , Thomas M. Jones , Brett L. Bachman
- 申请人地址: MA Westboro
- 专利权人: Data General Corporation
- 当前专利权人: Data General Corporation
- 当前专利权人地址: MA Westboro
- 主分类号: G06F9/45
- IPC分类号: G06F9/45 ; G06F9/22
摘要:
A data processing system having a flexible internal structure, protected from and effectively invisible to users, with multilevel control and stack mechanisms and capability of performing multiple, concurrent operations, and providing a flexible, simplified interface to users. The system is internally comprised of a plurality of separate, independent processors, each having a separate microinstruction control and at least one separate, independent port to a central communications and memory node. The communications and memory node is an independent processor having separate, independent microinstruction control and comprised of a plurality of independently operating, microinstruction controlled processors capable of performing multiple, concurrent memory and communications operations. Addressing mechanisms allow permanent, unique indentification of information as objects and an extremely large address space accessible and common to all such systems. Addresses are independent of system physical configuration and, as particularly described withreference to the invention herein, indentify locations of object information to be accessed by utilizing address formats which comprise an object field, offset field and a length field so that information can be identified to bit granular level and to information type and format. Arithmetic logic unit (ALU) means, also as particularly described with reference to the invention herein, include general register means having three vertically oriented parts for storing such respective fields. Protection mechanisms provide variable access rights associated with individual bodies of information. User language instructions are transformed into dialect coded, uniform, intermediate level instructions to provide equal facility of execution for all user languages. Operands are referred to by uniform format names which are transformed, by internal mechanisms transparent to users, into addresses.
公开/授权文献
信息查询