A memory system includes a memory which consists of a plurality of bit memory cells each capable of being independently accessible and of storing bit data in at least a first and a second different predetermined bit width access mode. A multiplexer and address decoder are provided together with a bit width register for producing first and second write control signals corresponding to the first and second access modes respectively for enabling writing within the independently accessible memory cells of data having respectively first and a different second bit width.