发明授权
US4831442A Control circuit for a memory array 失效
存储器阵列的控制电路

Control circuit for a memory array
摘要:
A control circuit includes a data reduction decoder and an interpolating filter, the data reduction decoder having an line memory for the video signal included in a scanning line. The interpolating filter cooperates with the line memory and includes a first adder, a subtracter, a first and a second multiplier, and a second adder. The control circuit controls the writing of digital signals of a field corresponding to any of the conventional television standards into a memory array and the readout of digital signals at an increased field rate, preferably at twice the field rate.
公开/授权文献
信息查询
0/0