Invention Grant
US5280450A High-speed semicondustor memory integrated circuit arrangement having power and signal lines with reduced resistance 失效
高速半导体存储器集成电路布置具有功率和信号线,电阻降低

High-speed semicondustor memory integrated circuit arrangement having
power and signal lines with reduced resistance
Abstract:
A semiconductor integrated circuit is disclosed, in which a group of sense amplifiers activated at the same time by a selection signal on a selection signal line are divided into a plurality of blocks, and a power-source line for driving sense amplifiers is formed for each sense amplifier block so as to cross the selection signal line. Alternatively, an input/output line is divided into a plurality of sub-input/output lines, and a plurality of input/output lines are formed so that each input/output line crosses its sub-input/output lines, to form a hierarchical structure with respect to input/output lines. Thus, the load capacitance of each power-source line is reduced, and the time constant of each of the charging and discharging of the load capacitance is decreased. That is, the above semiconductor integrated circuit can operate at high speed.
Public/Granted literature
Information query
Patent Agency Ranking
0/0