发明授权
US5381036A Lead-on chip semiconductor device having peripheral bond pads 失效
具有外围接合焊盘的引线式芯片半导体器件

Lead-on chip semiconductor device having peripheral bond pads
摘要:
A semiconductor device (10) has a lead-on-chip (LOC) configuration. Leads (24) of the device have central portions (36) which are electrically coupled to peripheral bond pads (14) by conductive wires (30). Inner portions (38) of the leads extend from the central portions toward centerline A--A for improved adhesion and to provide an internal clamping area (41) which stabilizes the leads during wire bonding. In one embodiment, tie bar (22) of leadframe (16) is used to distribute power across semiconductor chip (12). The leadframe may also include chip alignment features (50) and tape alignment features (52) to align chip (12) and insulating tape (18) to the leadframe, respectively.
公开/授权文献
信息查询
0/0